[coreboot-gerrit] New patch to review for coreboot: northbridge/amd: Update 00670F00 asl for reduced hardware

Marc Jones (marc@marcjonesconsulting.com) gerrit at coreboot.org
Wed Oct 26 05:14:34 CEST 2016


Marc Jones (marc at marcjonesconsulting.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17144

-gerrit

commit dfd5ff4c4eb8f943c92fda9fe3402a6ff3456525
Author: Marshall Dawson <marshalldawson3rd at gmail.com>
Date:   Fri Oct 14 17:57:08 2016 -0400

    northbridge/amd: Update 00670F00 asl for reduced hardware
    
    Remove the language associated with the Carrizo Gfx PCIe bridges.
    
    Original-Signed-off-by: Marshall Dawson <marshalldawson3rd at gmail.com>
    (cherry picked from commit cc32b09b0f0137c11d82f35274ca33e013f73748)
    
    Change-Id: I8b67a646f98667d500fcee5da8389c10483488da
    Signed-off-by: Marc Jones <marcj303 at gmail.com>
---
 .../amd/pi/00670F00/acpi/northbridge.asl           | 35 ----------------------
 1 file changed, 35 deletions(-)

diff --git a/src/northbridge/amd/pi/00670F00/acpi/northbridge.asl b/src/northbridge/amd/pi/00670F00/acpi/northbridge.asl
index cde5182..4e6d13e 100644
--- a/src/northbridge/amd/pi/00670F00/acpi/northbridge.asl
+++ b/src/northbridge/amd/pi/00670F00/acpi/northbridge.asl
@@ -94,38 +94,3 @@ Device(PBR8) {
 		Return (PS8)			/* PIC Mode */
 	} /* end _PRT */
 } /* end PBR8 */
-
-/* GFX 1 */
-Device(PBR9) {
-	Name(_ADR, 0x00030002)
-} /* end PBR8 */
-
-/* GFX 2 */
-Device(PBRA) {
-	Name(_ADR, 0x00030003)
-	Name(_PRW, Package() {0x18, 4})
-	Method(_PRT,0) {
-		If(PMOD){ Return(APSA) }	/* APIC mode */
-		Return (PSA)			/* PIC Mode */
-	} /* end _PRT */
-} /* end PBR8 */
-
-/* GFX 3 */
-Device(PBRB) {
-	Name(_ADR, 0x00030004)
-	Name(_PRW, Package() {0x18, 4})
-	Method(_PRT,0) {
-		If(PMOD){ Return(APSB) }	/* APIC mode */
-		Return (PSB)			/* PIC Mode */
-	} /* end _PRT */
-} /* end PBR8 */
-
-/* GFX 4 */
-Device(PBRC) {
-	Name(_ADR, 0x00030005)
-	Name(_PRW, Package() {0x18, 4})
-	Method(_PRT,0) {
-		If(PMOD){ Return(APSC) }	/* APIC mode */
-		Return (PSC)			/* PIC Mode */
-	} /* end _PRT */
-} /* end PBR8 */



More information about the coreboot-gerrit mailing list