[coreboot-gerrit] Patch set updated for coreboot: cpu/amd/model_fxx: transition away from device_t

Antonello Dettori (dev@dettori.io) gerrit at coreboot.org
Sat Sep 3 11:42:13 CEST 2016


Antonello Dettori (dev at dettori.io) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16437

-gerrit

commit 2b17190d5146d438c74efe6a960e9fa300fefc3d
Author: Antonello Dettori <dev at dettori.io>
Date:   Sat Sep 3 10:45:33 2016 +0200

    cpu/amd/model_fxx: transition away from device_t
    
    Replace the use of the old device_t definition inside
    cpu/amd/model_fxx.
    
    Change-Id: Iac7571956ed2fb927a6b8cc88514e533f40490d0
    Signed-off-by: Antonello Dettori <dev at dettori.io>
---
 src/cpu/amd/model_fxx/init_cpus.c   | 2 +-
 src/include/cpu/amd/model_fxx_rev.h | 6 +++---
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/cpu/amd/model_fxx/init_cpus.c b/src/cpu/amd/model_fxx/init_cpus.c
index 63c8823..d38c552 100644
--- a/src/cpu/amd/model_fxx/init_cpus.c
+++ b/src/cpu/amd/model_fxx/init_cpus.c
@@ -342,7 +342,7 @@ static u32 init_cpus(u32 cpu_init_detectedx)
 static u32 is_core0_started(u32 nodeid)
 {
 	u32 htic;
-	device_t device;
+	pci_devfn_t device;
 	device = PCI_DEV(0, 0x18 + nodeid, 0);
 	htic = pci_read_config32(device, HT_INIT_CONTROL);
 	htic &= HTIC_INIT_Detect;
diff --git a/src/include/cpu/amd/model_fxx_rev.h b/src/include/cpu/amd/model_fxx_rev.h
index 02a50d1..a5436c8 100644
--- a/src/include/cpu/amd/model_fxx_rev.h
+++ b/src/include/cpu/amd/model_fxx_rev.h
@@ -77,7 +77,7 @@ static inline int is_e0_later_in_bsp(int nodeid)
                 return !is_cpu_pre_e0();
         }
         // d0 will be treated as e0 with this methods, but the d0 nb_cfg_54 always 0
-        device_t dev;
+	pci_devfn_t dev;
         dev = PCI_DEV(0, 0x18+nodeid,2);
         val_old = pci_read_config32(dev, 0x80);
         val = val_old;
@@ -95,7 +95,7 @@ static inline int is_e0_later_in_bsp(int nodeid)
 static inline int is_cpu_f0_in_bsp(int nodeid)
 {
 	uint32_t dword;
-	device_t dev;
+	pci_devfn_t dev;
 	if (!IS_ENABLED(CONFIG_K8_REV_F_SUPPORT))
 		return 0;
 	dev = PCI_DEV(0, 0x18+nodeid, 3);
@@ -106,7 +106,7 @@ static inline int is_cpu_f0_in_bsp(int nodeid)
 static inline int is_cpu_pre_f2_in_bsp(int nodeid)
 {
         uint32_t dword;
-	device_t dev;
+	pci_devfn_t dev;
 	if (!IS_ENABLED(CONFIG_K8_REV_F_SUPPORT))
 		return 1;
         dev = PCI_DEV(0, 0x18+nodeid, 3);



More information about the coreboot-gerrit mailing list