[coreboot-gerrit] New patch to review for coreboot: southbridge/broadcom/bcm5785: transition away from device_t

Antonello Dettori (dev@dettori.io) gerrit at coreboot.org
Wed Sep 21 22:20:51 CEST 2016


Antonello Dettori (dev at dettori.io) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16690

-gerrit

commit 8000ee886e9d815949499792d61a019390e33041
Author: Antonello Dettori <dev at dettori.io>
Date:   Sat Sep 3 10:45:33 2016 +0200

    southbridge/broadcom/bcm5785: transition away from device_t
    
    Replace the use of the old device_t definition inside
    southbridge/broadcom/bcm5785.
    
    Change-Id: I091b07439ff918efa52cf8f8270484131fd0cec5
    Signed-off-by: Antonello Dettori <dev at dettori.io>
---
 src/southbridge/broadcom/bcm5785/early_setup.c | 10 +++++-----
 src/southbridge/broadcom/bcm5785/early_smbus.c |  2 +-
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/src/southbridge/broadcom/bcm5785/early_setup.c b/src/southbridge/broadcom/bcm5785/early_setup.c
index 8aba58c..6ee4f6b 100644
--- a/src/southbridge/broadcom/bcm5785/early_setup.c
+++ b/src/southbridge/broadcom/bcm5785/early_setup.c
@@ -20,7 +20,7 @@
 static void bcm5785_enable_lpc(void)
 {
 	uint8_t byte;
-	device_t dev;
+	pci_devfn_t dev;
 
 	dev = pci_locate_device(PCI_ID(0x1166, 0x0234), 0);
 
@@ -39,7 +39,7 @@ static void bcm5785_enable_lpc(void)
 
 static void bcm5785_enable_wdt_port_cf9(void)
 {
-	device_t dev;
+	pci_devfn_t dev;
 	uint32_t dword;
 	uint32_t dword_old;
 
@@ -65,7 +65,7 @@ static void bcm5785_enable_wdt_port_cf9(void)
 
 unsigned get_sbdn(unsigned bus)
 {
-	device_t dev;
+	pci_devfn_t dev;
 
 	/* Find the device.
 	 * There can only be one bcm5785 on a hypertransport chain/bus.
@@ -130,7 +130,7 @@ void soft_reset(void)
 
 static void bcm5785_enable_msg(void)
 {
-	device_t dev;
+	pci_devfn_t dev;
 	uint32_t dword;
 	uint32_t dword_old;
 	uint8_t byte;
@@ -158,7 +158,7 @@ static void bcm5785_early_setup(void)
 {
 	uint8_t byte;
 	uint32_t dword;
-	device_t dev;
+	pci_devfn_t dev;
 
 //F0
 	// enable device on bcm5785 at first
diff --git a/src/southbridge/broadcom/bcm5785/early_smbus.c b/src/southbridge/broadcom/bcm5785/early_smbus.c
index f37aed9..c702c65 100644
--- a/src/southbridge/broadcom/bcm5785/early_smbus.c
+++ b/src/southbridge/broadcom/bcm5785/early_smbus.c
@@ -20,7 +20,7 @@
 
 static void enable_smbus(void)
 {
-	device_t dev;
+	pci_devfn_t dev;
 	dev = pci_locate_device(PCI_ID(0x1166, 0x0205), 0); // 0x0201?
 
 	if (dev == PCI_DEV_INVALID) {



More information about the coreboot-gerrit mailing list