[coreboot] flashrom doesn't work on asus P5K-E wifi, ICH9-R

blink at nm.ru blink at nm.ru
Thu Feb 5 01:42:04 CET 2009


Hello!

Is it normal or am I doing something wrong?

Log:

 
                                   addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v P5K-E-1102.ROM 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... FAILED at 0x0006e9a4!  Expected=0x84, Read=0x78

addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v P5K-E-1202.ROM 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... FAILED at 0x001dc000!  Expected=0xff, Read=0x05

addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v bios.bin 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... FAILED at 0x00000000!  Expected=0x4c, Read=0x41

addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v bios.bin 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... FAILED at 0x00000000!  Expected=0x4c, Read=0x41

addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v last.rom 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... VERIFIED.           (I've read it by flashrom -r)

addr-75:~/coreboot-v3/util/flashrom # ./flashrom -E
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Erasing flash chip... FAILED!
ERROR at 0x00000000: Expected=0xff, Read=0x41

addr-75:~/coreboot-v3/util/flashrom # addr-75:~/coreboot-v3/util/flashrom # ./flashrom -w -v P5K-E-1102.ROM 
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "Intel ICH9R", enabling flash write... OK.
Found chip "SST SST25VF016B" (2048 KB) at physical address 0xffe00000.
Flash image seems to be a legacy BIOS. Disabling checks.
Programming page: 

Verifying flash... FAILED at 0x0006e9a4!  Expected=0x84, Read=0x78

Thanks in advace,
JonB

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20090205/460831b6/attachment.html>


More information about the coreboot mailing list