From coreboot
Jump to navigation Jump to search

The wiki is being retired!

Documentation is now handled by the same processes we use for code: Add something to the Documentation/ directory in the coreboot repo, and it will be rendered to Contributions welcome!

"lowRISC is creating a fully open-sourced, Linux-capable, RISC-V-based SoC, that can be used either directly or as the basis for a custom design. We aim to complete our SoC design this year [2016]."

This coreboot port runs on the lowRISC bitstream for the Nexys 4 DDR FPGA development board.

Getting the bitstream

The newest bitstream is available at (you need the "standalone" .bit file). Because this bitstream implements a deprecated page table format (as specified in the RISC-V Privileged Specification 1.7), a new bitstream will be made available soon.

Booting coreboot

  • make crossgcc-riscv
  • select the board in menuconfig
  • convert the board to an ELF file through util/riscvtools/
  • Copy coreboot.elf on a µSD card as boot.bin
  • Attach the Nexys4DDR to a computer over USB. Two serial ports, called /dev/ttyUSB0 and /dev/ttyUSB1 on linux, should appear. Connect to /dev/ttyUSB1 through microcom or a similar program.
  • Boot the FPGA board with this µSD card

Booting Linux

TODO. See also board:emulation/spike-riscv