User:Jn: Difference between revisions

From coreboot
Jump to navigation Jump to search
(Created page with "Full name: Jonathan Neuschäfer ==GSoC 2016== During this year's Google Summer of Code, I'm working on improving coreboot's support for RISC-V systems. This involves: - Get...")
 
No edit summary
Line 6: Line 6:
This involves:
This involves:


- Getting coreboot to run on [[Board:emulation/spike-riscv SPIKE]] (somewhat done, on an outdated version of SPIKE)
* Getting coreboot to run on [[Board:emulation/spike-riscv|SPIKE]] (somewhat done, on an outdated version of SPIKE)
- Getting coreboot+Linux to run on SPIKE
* Getting coreboot+Linux to run on SPIKE
- Getting coreboot to run on an FPGA/Softcore platform
* Getting coreboot to run on an FPGA/Softcore platform
- Getting coreboot+Linux to run on an FPGA
* Getting coreboot+Linux to run on an FPGA
- Implementing additional features
* Implementing additional features
- Bugfixes whenever something RISC-V related needs to be fixed
** e.g. libpayload support, CBMEM, vboot, FreeBSD compatibility, ...
* Bugfixes whenever something RISC-V related needs to be fixed

Revision as of 11:22, 31 May 2016

Full name: Jonathan Neuschäfer

GSoC 2016

During this year's Google Summer of Code, I'm working on improving coreboot's support for RISC-V systems. This involves:

  • Getting coreboot to run on SPIKE (somewhat done, on an outdated version of SPIKE)
  • Getting coreboot+Linux to run on SPIKE
  • Getting coreboot to run on an FPGA/Softcore platform
  • Getting coreboot+Linux to run on an FPGA
  • Implementing additional features
    • e.g. libpayload support, CBMEM, vboot, FreeBSD compatibility, ...
  • Bugfixes whenever something RISC-V related needs to be fixed