[coreboot-gerrit] New patch to review for coreboot: kunimitsu: Modify DQ/DQS mapping
Patrick Georgi (pgeorgi@google.com)
gerrit at coreboot.org
Mon Sep 7 18:42:36 CET 2015
Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/11551
-gerrit
commit bc8a9d1fa1e9431b2fa366419f2e5b78821295ef
Author: Mike M Hsieh <mike.m.hsieh at intel.com>
Date: Fri Aug 28 09:27:22 2015 +0800
kunimitsu: Modify DQ/DQS mapping
Modify DQ Byte Map and DQS Byte Swizzling to match up with design
BUG=chrome-os-partner:44647
BRANCH=none
TEST=System boot up and pass memory initialization
Signed-off-by: Mike Hsieh <mike.m.hsieh at intel.com>
Change-Id: I2018b9e6f8b557689d15acfe1f9404a9de5ae3bb
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 7d0a30d4b12bf4dc588d525399a8d223ff35e3de
Original-Change-Id: I6001c853e4c5540717acf813e039c5c5dbe14c78
Original-Reviewed-on: https://chromium-review.googlesource.com/295518
Original-Commit-Ready: Wenkai Du <wenkai.du at intel.com>
Original-Tested-by: Robbie Zhang <robbie.zhang at intel.com>
Original-Reviewed-by: Robbie Zhang <robbie.zhang at intel.com>
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
---
src/mainboard/intel/kunimitsu/pei_data.c | 10 +++++-----
1 file changed, 5 insertions(+), 5 deletions(-)
diff --git a/src/mainboard/intel/kunimitsu/pei_data.c b/src/mainboard/intel/kunimitsu/pei_data.c
index af9462f..00451bf 100644
--- a/src/mainboard/intel/kunimitsu/pei_data.c
+++ b/src/mainboard/intel/kunimitsu/pei_data.c
@@ -29,12 +29,12 @@ void mainboard_fill_pei_data(struct pei_data *pei_data)
const u8 dq_map[2][12] = {
{0x0F, 0xF0 , 0x00, 0xF0 , 0x0F, 0xF0 ,
0x0F, 0x00 , 0xFF, 0x00 , 0xFF, 0x00},
- {0x33, 0xCC , 0x00, 0xCC , 0x33, 0xCC ,
- 0x33, 0x00 , 0xFF, 0x00 , 0xFF, 0x00} };
- /* DQS CPU<>DRAM map for sklrvp board */
+ {0x0F, 0xF0 , 0x00, 0xF0 , 0x0F, 0xF0 ,
+ 0x0F, 0x00 , 0xFF, 0x00 , 0xFF, 0x00} };
+ /* DQS CPU<>DRAM map for kunimitsu board */
const u8 dqs_map[2][8] = {
- {0, 1, 3, 2, 4, 5, 6, 7},
- {1, 0, 4, 5, 2, 3, 6, 7} };
+ {0, 1, 3, 2, 6, 5, 4, 7},
+ {2, 3, 0, 1, 6, 7, 4, 5} };
/* Rcomp resistor*/
const u16 RcompResistor[3] = {200, 81, 162 };
More information about the coreboot-gerrit
mailing list